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Abslmcf-Least-Mean-Sqnares(LMS) based mixed-signal 
scheme for self-calibration of pipelined Analog-Digital Converter 
(ADC) is proposed. The technique uses an elegant continuous 
reference update algorithm to correct for gain errors and 
offset ermrs in a pipeline stage with minimal area and power 
overhead. Simulation results show the effeuency of the scheme 
for resolution of greater than 13bits in a CMOS process. 
I. INTRODUCTION Fig. 1. N-stage I-hit per Stage pipelined ADC prototype 
Pipelined Analog-to-Digital Converters(ADC) architectures 
are Popular in the design Of high-resolution and high- the stages in he pipeline and the least significant bits 
'peed in broadband communication systems. One are resolved 
such application is a design of a direct conversion receiver, 
where a high performance ADC enables multimode function- 
thereby lowering system However' designed In 
digital CMOS technology for reasons of low-cost and higher 
integration do not offer high resolution because of poor capaci- 
voltages, charge injection errors, offset errors and poor noise 
performance. In such cases, self-calibration is always used to 
All these calibration schemes mostly correct for errors only 
due to poor capacitor matching. However they fail to account 
for the finite gain error of the operational amplifier which 
has become common-place in today's CMOS technologies 
with lowering supply voltages. Recently a few digital calibra- 
tion schemes based on Least-Mean-Squares(LMS) technique 
have been proposed to correct for errors introduced by finite 
amplifier gain and capacitor ratio mismtach in a pipeline 
stage [5],[7]. However these schemes require complex digital 
processing hardware and do not render itself to easy system 
on chip implementations. Some of these schemes even need a o 
separate calibration signal added to the input which sacrifices 
later in the pipeline. The most favorable reason 
for the use of the pipelined ADC for high speed applications 
is that it,s complexity scales linearly with the resolution of 
most significant bits are resolved in earlier stages, the overall 
resolution of the is most,y limited by the first few 
stages in the To understand the of error 
capacitor implementation as shown in figure 2.  A single 
ended circuit is shown for simplicity, vr,fp is the positive 
(V,,fp = -V,,f, = Vvef). The resolvable input range of 
the is given by zV,,,, Each stage consists of 
ality capable Of the (compared 10 Flash type conveflers), Since 
tor low amplifier gains attributed to lowering in a pipeline stage, consider a conventional switched 
push the resolution performance Of the ADC [113[2],[31,[41' reference voltage and Vrefn is a negative reference voltage 
Vi 
the converter's useful dynamic range [7]. This paper describes 
an improved mixed-signal calibration scheme for a pipelined 
ADC using an LMS based adaptive reference-update algorithm 
which does not have aforementioned drawbacks. 
Fig. 2. Switched capacitor I-hit pipeline stage 11. ONE-BIT PER STAGE PIPELINE A/D CONVERTER 
A simplified block diagram of a conventional 1-bit per 
stage, pipelined ADC is shown in the figure 1. It consists of 
a sample-and-hold amplifier, a coarse ADC, a coarse DAC 
and a gain stage. The most significant bits are resolved by 
two nominally equal capacitors C1 and C,, an operational 
amplifier(op-amp), and a comparator. During the sampling 
phase d,, the comparator produces a digital output Di: 
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where, &h(= 0) is the threshold voltage defined midway 
between Vre fp  and V,,,,. the bipolar representation of Di is 
used for notational convenience. During the multiply-by-2 and 
subtract phase, the above circuit generates a residue voltage 
output K+1 given by: 
Ao K =  
1+2++0 
(3) 
where, the parameter K is an op-amp gain error coeffecient 
(ideally unity) and A. is the finite op-amp gain. This output 
residue voltage is then passed to the next stage i + 1, and 
the same operation continues. As evident from the above 
expression, the accuracy of the overall converter depends on 
the accuracy of the residue output generated by pipeline stages 
(especially early in the pipeline). Ideally, we expect the residue 
output voltage to be: 
K+1 = 2I4 - DiV,,f (4) 
From expression 3 and 4, we see that gain errors are in- 
tronduced in the overall transfer chracteristic because of the 
term K attributed to finite amplifier gain and the term 2 
which deviates from the ideal value of 1 due to poor capacitor 
matching. This usually limits the overall resolution of the ADC 
to 8-10 hits without calibration in today's CMOS process. 
Charge injection errors have been neglected, since they can 
be easily corrected through the use of bottom-plate sampling 
technique and differential operation. 
111. BASIC IDEA OF THE PROPOSED SCHEME 
be processed in an analog domain using a set of parameters 
(ai, a) for each stage i that essentially perform linear trans- 
lation of the residue output. 
This principle is illustrated in the figure 3. The stage i is the 
ith stage of the pipeline which is under correction and the 
Back - end refers to the following stages in the pipeline. If 
the value of a,, 0, for stage i can be set as following, then the 
modified residue output will resemble the ideal residue 
output. 
K+I -+ Y+i = ai (K+I +P,DiV,ef) 
A digital scheme using a slow but high resolution ADC 
(SHADC) to estimate these parameters alongwith digital 
post processing was shown by the same authors [SI [6]. 
In that implementation, a slow high-resolution ADC was 
used to perform parameter estimation of the correction 
parameters aZ ,a .  One of the critical problems with such 
an implementation was the dependence of the accuracy of 
calibration on the performance of the SHADC. Also, the 
technique needed high speed multipliers to perform error 
compensation in digital domain. 
A direct analog scheme as shown in top section of the figure 
3 will be difficult to implement due to speed and power 
constraints. The basic idea of this paper is to perform error 
compensation in analog domain through manipulation of 
reference voltages to each pipelme stage. The process of 
multiplying a residue output by a gain term at can be shown 
to be equivalent to scaling the reference voltages of all the 
following pipeline stages by l/aI [4]. Similarly the process 
of adding an offset term &D,V,,, to the residue output 
can he shown to he equivalent to adding a term -PtV,,, to 
the the reference voltage of the stage under correction. This - - 
equivalence is illustrated in the figure 3. 
The parameter estimation process for ai,,& could be 
performed using the scheme proposed in [SI which requires a 
use of an SHADC. However, to reduce power consumption, 
ADC is not being used constantly, the use of an additional 
complex converter with higher accuracy is not justified. Hence 
and taking notice of the fact that in most applications, an 
* '  
a mixed signal scheme with an elegant novel reference update 
algorithm has been proposed which performs parameter 
estimation during start-up and/or when the ADC is idle. ~ VrefBE . 
Calibrated Iv. COMPLETE MIXED-SIGNAL IMPLEMENTATION OF THE Stage i Back-end CALIBRATION SCHEME 
02" Figure 4 shows the reference update scheme for the 
stage i, that needs calibration. The technique uses a low- 
resolution, monotonic DAC (CDAC), that behaves like a 
digital potentiometer around a nominal reference value, to 
provide reference input to the pipeline stages. During the 
inactive or idle mode of the ADC, the input to the stage 
i is forced to either fullscale V,,f,-V,,f or ground. For 
Fig. 3. 
analog processing and the proposed reference manipulation scheme 
Basic principle of mixed signal calibration through equivalence of 
To correct for gain errors introduced in the pipeline, the 
residue output of each non-ideal stage in the pipeline can 
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Vrefi 
0 0  
-Vrefi 0 
... +1 
... -1 
-1 1 
Fig. 4. Mixed Signal lmplementation of the Calibration Scheme 
the grounded input, the digital output of the stage is also 
forced to either Di = 1 or Di = -1. This generates a 
total of four different known input values to the stage i. 
For each of these four input values, the only possible set of 
outputs from the following pipeline stages (shown as a block 
Buck - end in the figure 4) in an ideal situation is either 
all 1's f l ;  fl? fl... + 1 or all -1's -1, -1, -1... - 1. Any 
deviation from the ideal values of the back-end suggests gain 
and offset error for the pipeline stages i onwards. 
A sign-sign LMS algorithm is used to continuously updates 
the reference voltage VrefBE for the hack-end and the 
reference voltage Vrefi of the stage i under calibration by 
randomly or sequentially switching the inputs to the suggested 
four input configurations. Let the sign of the deviation of the 
digital output of the back-end from it's ideal value he given 
by the SE,  as shown in the figure 4. The update algorithm 
for Vre f B E  and Vre f i  at time index n is given below: 
T/refBE[n] = 
Vref ,  [n] = Vref,[n - 11 - p~b SE D, 
vrefBE[n - 11 -pa SE Sgn(DBE) 
(6) 
pa and pb are the update sizes for the above sign-sign 
update algorithm. Their value is chosen as small as 
possible, considering the signal and quantization noise 
power constraints, the excess mean squared error bounds 
and the convergence accuracy. The step size can he made 
programmable for faster convergence [6]. For reasons 
mentioned in section II, only the first few stages of the 
pipeline will need calibration. Once the parameters for the 
stage i are estimated, similar estimation can be carried out 
for stage i - 1 and so on. A recursive estimation process 
beginning with the least significant Bit(LSB) stage that needs 
calibration until the Most Significant Bit (MSB) stage is ideal 
for estimation purposes since the Buck -end would resemble 
an ideal convener for the given accuracy. The error term in 
Eq.6 now corresponds to only the error conmbution from 
stage i. To increase the accuracy of the scheme, however, the 
quantization noise power in DBE needs to be reduced. This 
can be achieved by using a few extra pipeline stages towards 
the end of the ADC. 
The CDAC in the figure 4 should be monotonic over the 
possible input range. The linearity of CDAC is not critical, 
since the update loop automatically accounts for the non- 
linearity of this DAC. The resolution of the DAC may he 
small of the order of 6-8 bits with monotonicity equal to 
the overall resolution of the converter. This low-resolution, 
mononic potentiometer DAC can be easily implemented 
using current steering thermometer-decoded arrays (81, which 
guarantees inherent monotonicity and small step sizes. The 
power consumption of such a DAC is indeed very small 
and would only he a small percentage of the overall power 
consumption pie. Further power savings can be achieved by 
sharing the CDAC between adjacent stages of the pipeline. 
The multiplication operation in the figure 4 is merely an 
addition or subtraction operation by a value of pa (or pb) 
depending on the polarity of the other inputs (SE,  Di and 
DEE). Hence the overall calibration loop only needs an 
accumulator, adder and a few gates for its implementation. 
Compared to the digital post-processing implementation 
scheme proposed in [5], this scheme does not require any 
post processing of the raw output, since the digital output of 
the back-end is already a corrected version. Thus the need for 
high speed multipliers and adders have been eliminated. This 
also significantly reduces the digital switching noise coupled 
to the analog section of the chip. 
In the above discussion, we have neglected the input 
dependence of the non-idealities like the finite op-amp gain. 
High linearity from amplifiers can be easily obtained by 
trading the absolute value of the gain for linearity in the 
design. As indicated from the algorithm, the absolute value of 
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the gain of the amplifiers is a non-issue within limits imposed 
by the common mode rejection and other constraints. Some of 
the other not-so serious non-idealities like comparator offsets 
and op-amp offsets can be m i n i z e d  using bottom-plate 
sampling, differential operation and comparator redundancy 
in the pipeline stage [3][9]. 
3 
V. SIMULATION RESULTS 
simulated at a behavioral level. There are 16 Stages in the 1200 a) Before and b) After Calibrdtion 
pipeline. The technology is assumed to have a capacitor ratio ~ 
mismatch of 1.3% and the op-amp gain in the range of 800- 
1200. Pipelined ADC desgined without calibration in such ozno 
a technology would yield only 8bit resolution even at low ;150 
speed. In the simulation setup, the CDAC of the figure 4 is z,M 
assumed to have a resolution of 8 bits with step-size of 14 
bit resolution. Since the technology yields raw resolution of 8 
A 13-bit (intended at loo MHz) is Fig. 5. INL error profile: capacitor ratio mismatch 1-31, op-amp gain 800- 
8 1 . .  
bit, only first 5 stages f the pipeline will need calibration to oo mrm 500 low 1500 $0.9 0% 
Smg&dex " generate an output of 13 bit resolution. As suggested in the COLI0 
propsed scheme, lhe inactive 
or idle mode by switching the input of the ADC randomly 
to assume one of the four input configurations (see section 
N) and running the update algorithm before convergence is 
is "librated during Fig. 6. 
DNL after calibration) b) The Reference values before (dotted line) and after 
(dark line) calibration 
a) DNL ermr profile before Calibration (the darker line at 0 shows 
reached. The figure 5 shows that the Integral Non-Linearity 
( m ~ )  of the pipelined ADC has improved from a value of 
f64LSB to M . 5  LSB. The Differential Non-Linearity (DNL) 
plot of the figure6(a) indicates that DNL has improved by 
around 252LSBs. 
Figure 6(b) shows the normalized value of the reference 
voltages for the sixteen stages of the pipeline before and after 
mn,,ing the fie reference update The dashed line 
indicates the normalized value before calibration. 
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VI. CONCLUSION 
A mixed signal scheme consisting of a digital reference- 
update algorithm and an analog error-compensation scheme 
through manipulation of reference voltage is suggested. 
The scheme does so with m i n i "  analog and digital 
overhead making it suitable for embedded applications. The 
simulation results for a 13 bit converter has been shown. The 
results indicate significant improvement in the integral and 
differential linearity performance of the ADC. 
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